

Docket No.: 57454-948

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of	:	Customer Number: 20277
	:	
Tomohide TERASHIMA	:	Confirmation Number:
	:	
Serial No.:	:	Group Art Unit:
	:	
Filed: August 26, 2003	:	Examiner:
	:	
For: SEMICONDUCTOR DEVICE	:	

INFORMATION DISCLOSURE STATEMENT

Mail Stop IDS
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Dear Sir:

In accordance with the provisions of 37 C.F.R. 1.56, 1.97 and 1.98, the attention of the Patent and Trademark Office is hereby directed to the documents listed on the attached form PTO-1449. It is respectfully requested that the documents be expressly considered during the prosecution of this application, and that the documents be made of record therein and appear among the "References Cited" on any patent to issue therefrom.

This Information Disclosure Statement is being filed within three months of the U.S. filing date OR before the mailing date of a first Office Action on the merits. No certification or fee is required.


The relevance of Japanese Patent Laying-Open No. 10-4143 is discussed in the present specification.

Serial No.:

Please charge any shortage in fees due in connection with the filing of this paper, including extension of time fees, to Deposit Account 500417 and please credit any excess fees to such deposit account.

Respectfully submitted,

MCDERMOTT, WILL & EMERY


Stephen A. Becker
Registration No. 26,527

600 13th Street, N.W.
Washington, DC 20005-3096
(202) 756-8000 SAB:gav
Facsimile: (202) 756-8087
Date: August 26, 2003

SERIAL NO.

FILING DATE
August 26, 2003

GROUP

(PTO-1449)

[illegible]

FOREIGN PATENT DOCUMENTS

[illegible]

OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER'S INITIALS	CIT E NO.	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.
		"1200V High-Side Lateral MOSFET In Junction-Isolated Power IC Technology Using Two Field-Reduction Layers", J.S. Ajit et al., <i>Proceedings of The 5th International Symposium on Power Semiconductor Devices and IC's</i> May 18-20, 1993, pp 230-235
		"Self-Shielding: New High-Voltage Inter-Connection Technique for HVICs", Tatsuhiko Fujihira et al., 1996 IEEE, pp. 231-234

DATE CONSIDERED

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.